

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
09/778,495	02/07/2001	Marquette John Anderson	TI-30831	8073	
23494	7590 09/21/2005	EXAMINER		INER	
TEXAS INSTRUMENTS INCORPORATED P O BOX 655474, M/S 3999 DALLAS, TX 75265			LESNIEWSK	LESNIEWSKI, VICTOR D	
			ART UNIT	PAPER NUMBER	
			2152		

DATE MAILED: 09/21/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

-	Application No.	Applicant(s)
	09/778,495	ANDERSON ET AL.
Office Action Summary	Examiner	Art Unit
	Victor Lesniewski	2152
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA  - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period w  - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b)	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tirr vill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).
Status		
<ul> <li>1) ⊠ Responsive to communication(s) filed on <u>05 Ju</u></li> <li>2a) ☐ This action is <b>FINAL</b>. 2b) ☒ This</li> <li>3) ☐ Since this application is in condition for allowar closed in accordance with the practice under E</li> </ul>	action is non-final. nce except for formal matters, pro	
Disposition of Claims		
<ul> <li>4) ☐ Claim(s) 1-20 is/are pending in the application.</li> <li>4a) Of the above claim(s) is/are withdraw</li> <li>5) ☐ Claim(s) is/are allowed.</li> <li>6) ☐ Claim(s) 1-20 is/are rejected.</li> <li>7) ☐ Claim(s) is/are objected to.</li> <li>8) ☐ Claim(s) are subject to restriction and/or</li> </ul>		
Application Papers		
9) The specification is objected to by the Examiner 10) The drawing(s) filed on is/are: a) access Applicant may not request that any objection to the or Replacement drawing sheet(s) including the correction 11) The oath or declaration is objected to by the Examiner	epted or b) objected to by the Edrawing(s) be held in abeyance. See on is required if the drawing(s) is obj	e 37 CFR 1.85(a). ected to. See 37 CFR 1.121(d).
Priority under 35 U.S.C. § 119		
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of:  1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the prior application from the International Bureau * See the attached detailed Office action for a list of	s have been received. s have been received in Application ity documents have been received (PCT Rule 17.2(a)).	on No ed in this National Stage
Attachment(s)  1)	4) 🔲 Interview Summary	
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	Paper No(s)/Mail Da 5) Notice of Informal Pa 6) Other:	ate atent Application (PTO-152)

W

Art Unit: 2152

#### **DETAILED ACTION**

Page 2

- 1. The amendment filed 4/29/2005 has been placed of record in the file.
- 2. Claims 1, 8, and 13 have been amended.
- 3. Claims 1-20 are now pending.
- 4. The applicant's arguments with respect to claims 1-20 have been considered but are moot in view of the following new grounds of rejection.

# Continued Examination Under 37 CFR 1.114

5. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous office action has been withdrawn pursuant to 37 CFR 1.114. The applicant's submission filed on 7/5/2005 has been entered.

# Claim Rejections - 35 USC § 103

- 6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 7. Claims 1, 4-6, 8, 10, 11, 13, 14, and 17-19 are rejected under 35 U.S.C. 103(a) as being unpatentable over DeRoo et al. (U.S. Patent Number 6,161,162), hereinafter referred to as

Art Unit: 2152

DeRoo, in view of Corrigan et al. (U.S. Patent Number 6,016,525), hereinafter referred to as Corrigan.

Page 3

- 8. DeRoo disclosed a multiprocessing computer system providing multiplexed address and data paths from multiple CPUs to a single storage device. In an analogous art, Corrigan disclosed a system wherein a master device is able to perform loopback testing of an integrated circuit.
- 9. Concerning claims 1, 8, and 13, DeRoo did not explicitly state selectively passing system memory accesses either to the system memory or the shared memory responsive to the signal, wherein accesses directed towards the system memory access are passed to said system memory in a normal mode and wherein accesses directed towards the system memory are passed to said shared memory in a verification mode. However, Corrigan does explicitly disclose this feature as his system provides loopback testing wherein a signal directed toward overlapping address space is passed to a shared memory. It would have been obvious to one of ordinary skill in the art at the time of the applicant's invention to modify the system of DeRoo by adding the ability to selectively pass system memory accesses either to the system memory or the shared memory responsive to the signal as provided by Corrigan. Here the combination satisfies the need for more effective testing of integrated circuits and devices. See Corrigan, column 2, lines 15-24.
- 10. Some claims will be discussed together. Those claims which are essentially the same except that they set forth the claimed invention as a method are rejected under the same rationale applied to the described claim.
- 11. Thereby, the combination of DeRoo and Corrigan discloses:

Art Unit: 2152

# • <Claims 1 and 8>

A processing device comprising: a master processor; a system memory; a slave processor subsystem including: a slave processor; a shared memory accessible by said master processor and said slave processor (DeRoo, column 2, lines 13-31); and an external memory interface allowing said slave processor to access said system memory (DeRoo, column 8, lines 21-30); circuitry for receiving a signal for specifying a normal mode for normal operation of the processing device (DeRoo, column 20, lines 15-25) or verification mode for testing the processing device (DeRoo, column 19, lines 29-38); and a verification interface for selectively passing system memory accesses either to the system memory or the shared memory responsive to the signal, wherein accesses directed towards the system memory in a normal mode and wherein accesses directed towards the system memory are passed to said shared memory in a verification mode (Corrigan, column 2, line 50 through column 3, line 31).

Page 4

# • <Claims 4, 10, and 11>

The processing device of claim 1 wherein said verification interface comprises multiplexing circuitry for passing data to said external memory interface from either said system memory or said shared memory responsive to whether said verification interface is in a normal mode or a verification mode (DeRoo, column 82, lines 7-39).

#### • <Claim 5>

The processing device of claim 4 and further comprising a control interface coupled between said master processor and said shared memory (DeRoo, column 2, lines 18-24).

Art Unit: 2152

# • <Claim 6>

The processing device of claim 5 wherein said multiplexing circuitry comprises first multiplexing circuitry and further comprising second multiplexing circuitry for passing control signals to said control interface from either said master processor or said external memory interface responsive to whether said verification interface is in a normal mode or a verification mode (DeRoo, column 83, lines 28-44).

Page 5

# <Claim 13>

A processing device comprising: a master processor; a system memory; a slave processor subsystem including: one or more slave processors; a shared memory accessible by said master processor and said slave processors (DeRoo, column 2, lines 13-31); circuitry for receiving a signal for specifying a normal mode for normal operation of the processing device (DeRoo, column 20, lines 15-25) or verification mode for testing the processing device (DeRoo, column 19, lines 29-38); and a system memory interface allowing said slave processors to access said system memory (DeRoo, column 8, lines 21-30); and a verification interface for selectively passing system memory accesses either to the system memory or the shared memory responsive to the signal, wherein accesses directed towards the system memory in a normal mode and wherein accesses directed towards the system memory are passed to said shared memory in a verification mode (Corrigan, column 2, line 50 through column 3, line 31).

# • <Claim 14>

The processing device of claim 13 wherein said system memory interface comprises: respective external memory interfaces associated with each slave processor; and a

Art Unit: 2152

memory arbiter for arbiting between memory accesses generated by each of said external memory interfaces (DeRoo, column 2, lines 13-31).

Page 6

# • <Claim 17>

The processing device of claim 13 wherein said verification interface comprises multiplexing circuitry for passing data to said system memory interface from either said system memory or said shared memory responsive to whether said verification interface is in a normal mode or a verification mode (DeRoo, column 82, lines 7-39).

# • <Claim 18>

The processing device of claim 17 and further comprising a control interface coupled between said master processor and said shared memory (DeRoo, column 2, lines 18-24).

# • <Claim 19>

The processing device of claim 18 wherein said multiplexing circuitry comprises first multiplexing circuitry and further comprising second multiplexing circuitry for passing control signals to said control interface from either said master processor or said system memory interface responsive to whether said verification interface is in a normal mode or a verification mode (DeRoo, column 83, lines 28-44).

Since the combination of DeRoo and Corrigan discloses all of the above limitations, claims 1, 4-6, 8, 10, 11, 13, 14, and 17-19 are rejected.

12. Claims 2, 3, 7, 9, 12, 15, 16, and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over DeRoo in view of Corrigan, as applied above, further in view of Baxter et al. (U.S. Patent Number 5,887,146), hereinafter referred to as Baxter.

Art Unit: 2152

13. The combination of DeRoo and Corrigan disclosed a multiprocessing computer system providing multiplexed address and data paths from multiple CPUs to a single storage device that includes loopback testing capabilities. In an analogous art, Baxter disclosed a system for improving the efficiency of operation in multiprocessor systems using a cache coherency protocol. See column 7, lines 15-25.

Page 7

- 14. Although the combination of DeRoo and Corrigan did not explicitly state the inclusion of a cache coupled to the external memory controller and a slave processor or a protocol translator, Baxter taught both a cache memory and the translation of protocols. It would have been obvious to one of ordinary skill in the art at the time of the applicant's invention to modify the combination of DeRoo and Corrigan by adding a cache and the ability to translate protocols as provided by Baxter. This would make sense because it would improve the efficiency of operation of the system which is a well known need in the art.
- 15. Thereby, the combination of DeRoo, Corrigan, and Baxter discloses:
  - <Claim 2>

The processing device of claim 1 wherein said slave processor subsystem further includes a cache memory coupled to said external memory controller and said slave processor (Baxter, column 4, line 67 through column 5, line 21).

• <Claims 3 and 9>

The processing device of claim 1 wherein said verification interface includes a protocol translator for translating between a first protocol associated with memory accesses of said system memory and a second protocol associated with memory accesses of said shared memory (Baxter, column 5, lines 34-37).

Application/Control Number: 09/778,495 Page 8

Art Unit: 2152

# • <Claims 7 and 12>

The processing device of claim 6 and further comprising a protocol translator for translating between a first protocol associated with memory accesses of said system memory and a second protocol associated with memory accesses of said shared memory (Baxter, column 5, lines 34-37).

# • <Claim 15>

The processing device of claim 13 wherein said slave processor subsystem further includes cache memories associated with each of said slave processors (Baxter, column 4, line 67 through column 5, line 21).

# <Claim 16>

The processing device of claim 13 wherein said verification interface includes a protocol translator for translating between a first protocol associated with memory accesses of said system memory and a second protocol associated with memory accesses of said shared memory (Baxter, column 5, lines 34-37).

# • <Claim 20>

The processing device of claim 19 and further comprising a protocol translator for translating between a first protocol associated with memory accesses of said system memory and a second protocol associated with memory accesses of said shared memory (Baxter, column 5, lines 34-37).

Since the combination of DeRoo, Corrigan, and Baxter discloses all of the above limitations, claims 2, 3, 7, 9, 12, 15, 16, and 20 are rejected.

Application/Control Number: 09/778,495 Page 9

Art Unit: 2152

#### Conclusion

16. The prior art made of record and not relied upon is considered pertinent to the applicant's disclosure.

• Zemlyak et al. (U.S. Patent Number 6,604,189) disclosed an apparatus that provides master/slave processor interoperability in order to increase system observability and

decrease system debugging complexity.

17. Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Victor Lesniewski whose telephone number is 571-272-3987.

The examiner can normally be reached on Monday through Thursday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Glenton Burgess can be reached on 571-272-3949. The fax phone number for the

organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

VY

Victor Lesniewski Patent Examiner Group Art Unit 2152

Dung C. Dinh
Primary Examine?